

3 Document Identifier: DSP1071

4 Date: 2014-11-04

5 Version: 1.0.0a

# **6 Multi-type System Memory Profile**

## Information for Work-in-Progress version:

**IMPORTANT:** This document is not a standard. It does not necessarily reflect the views of the DMTF or all of its members. Because this document is a Work in Progress, it may still change, perhaps profoundly. This document is available for public review and comment until the stated expiration date.

## It expires on:

Provide any comments through the DMTF Feedback Portal: http://www.dmtf.org/standards/feedback

7 Document Type: Specification

8 Document Status: Work in Progress

9 Document Language: en-US

10 Copyright Notice

- 11 Copyright © 2014 Distributed Management Task Force, Inc. (DMTF). All rights reserved.
- 12 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems
- 13 management and interoperability. Members and non-members may reproduce DMTF specifications and
- documents, provided that correct attribution is given. As DMTF specifications may be revised from time to
- time, the particular version and release date should always be noted.
- 16 Implementation of certain elements of this standard or proposed standard may be subject to third party
- patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations
- 18 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose,
- 19 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or
- 20 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to
- any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize,
- disclose, or identify any such third party patent rights, or for such party's reliance on the standard or
- 23 incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any
- 24 party implementing such standard, whether such implementation is foreseeable or not, nor to any patent
- owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is
- withdrawn or modified after publication, and shall be indemnified and held harmless by any party
- 27 implementing the standard from any and all claims of infringement by a patent owner for such
- 28 implementations.
- 29 For information about patents held by third-parties which have notified the DMTF that, in their opinion,
- 30 such patent may relate to or impact implementations of DMTF standards, visit
- 31 http://www.dmtf.org/about/policies/disclosures.php.

| 34       | For  | eword                 |   | 5       |
|----------|------|-----------------------|---|---------|
| 35       | Intr | oductio               | on  | 6       |
| 36       | 1    | Scope                 |   |         |
| 37       | 2    | Norm                  | native References   | 7       |
| 38       |      | 2.1                   | Approved References   |         |
| 39       | 3    | Terms and Definitions |   |         |
| 40       | 4    |                       | bols and Abbreviated Terms  |         |
| 41       | 5    | -                     | ppsis   |         |
| 42       | 6    | -                     | pription  |         |
|          | 7    |                       | ementation  |         |
| 43<br>44 | ′    | 7.1                   | Representing Raw Memory   |         |
| 45       |      | 7.2                   | Representing Visible Memory   |         |
| 46       |      | 7.3                   | Representing Memory Configuration   |         |
| 47       |      | 7.4                   | Representing Topology   |         |
| 48       | 8    |                       | ods   |         |
| 49       | J    | 8.1                   | CIM VisibleMemory   |         |
| 50       |      | 8.2                   | CIM RawMemory   |         |
| 51       |      | 8.3                   | CIM MemoryController  |         |
| 52       |      | 8.4                   | CIM_Processor   |         |
| 53       |      | 8.5                   | CIM_ConcreteDependency  | 15      |
| 54       |      | 8.6                   | CIM_AssociatedMemory  |         |
| 55       |      | 8.7                   | CIM_BasedOn   | 16      |
| 56       | 9    | Use                   | Cases   |         |
| 57       |      | 9.1                   | Advertising Profile Conformance   |         |
| 58       |      | 9.2                   | Single Visible Memory Extent  |         |
| 59       |      | 9.3                   | Two Visible Memory Extents  |         |
| 60       |      | 9.4                   | Uniform Memory Access Extents   |         |
| 61       |      | 9.5                   | Non-uniform Memory Access Extents   |         |
| 62       |      | 9.6                   | Determine Persistent Memory Capacity  |         |
| 63<br>64 |      | 9.7                   | Determine Total Installed Memory Capacity   |         |
| 64<br>65 |      | 9.8<br>9.9            | Determine Capacity by Processor Affinity  Determine Processor Affinity for Visible Memory |         |
|          | 40   |                       |   |         |
| 66<br>67 | 10   | 10.1                  | Elements  |         |
| 68       |      | 10.1                  | CIM_RegisteredProfileCIM VisibleMemory  |         |
| 69       |      | 10.2                  | <b>–</b>  |         |
| 70       |      |                       | CIM MemoryController  |         |
| 71       |      |                       | CIM Processor   |         |
| <br>72   |      | 10.6                  | <b>-</b>  |         |
| 73       |      | 10.7                  | <b>–</b>  |         |
| 74       |      | 10.8                  |   |         |
| 75       |      | 10.9                  | CIM_BasedOn   | 25      |
| 76       | AN   | NEX A                 | (informative) Change Log  | 26      |
| 77       | AN   | NEX B                 |   | 27      |
| 78       |      |                       |   |         |
| 79       | Lis  | t of F                | Figures   |         |
|          |      |                       |   |         |
| 80       |      |                       | 1 – Multi-type System Memory: Class Diagram   |         |
| 81       | _    |                       | 1 – Registered Profile  |         |
| 82       | Fig  | ure 9-3               | B UMA Configuration Object Diagram Error! Bookmark not d                                  | lefined |
| 02       |      |                       |   |         |

104

105

## **List of Tables**

| 85 | Table 1 – Related Profiles                              | 10 |
|----|---|----|
| 86 | Table 2 – Operations: CIM_VisibleMemory                 | 14 |
| 87 | Table 3 – Operations: CIM_RawMemory                     |    |
| 88 | Table 4 – Operations: CIM_MemoryController              | 15 |
| 89 | Table 5 – Operations: CIM_Processor                     | 15 |
| 90 | Table 6 – Operations: CIM_ConcreteDependency            | 16 |
| 91 | Table 7 – Operations: CIM_AssociatedMemory              | 16 |
| 92 | Table 8 – Operations: CIM_BasedOn                       | 16 |
| 93 | Table 9 CIM Elements – Multi-type System Memory Profile | 21 |
| 94 | Table 10 – Class: CIM_RegisteredProfile                 | 21 |
| 95 | Table 11 – Class: CIM_VisibleMemory                     | 22 |
| 96 | Table 12 – Class: CIM_RawMemory                         | 22 |
| 97 | Table 13 – Class: CIM_MemoryController                  |    |
| 98 | Table 14 – Class: CIM_Processor                         | 23 |
| 99 | Table 15 – Class: CIM_ConcreteDependency                | 24 |
| 00 | Table 16 – Class: CIM_SystemDevice –use 1               | 24 |
| 01 | Table 17 – Class: CIM_SystemDevice –use 2               | 24 |
| 02 | Table 18 – Class: CIM_AssociatedMemory                  | 25 |
| 03 | Table 19 – Class: CIM_BasedOn                           | 25 |
|    |   |    |

Foreword 106 107 The Multi-type System Memory Profile (DSP1071) was prepared by the Server Desktop Mobile Platforms 108 Working Group. 109 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems 110 management and interoperability. Acknowledgments 111 112 The authors wish to acknowledge the following people. 113 **Editor:** 114 Scott Kirvan - Intel 115 **Contributors:** 116 John Leung - Intel Paul von Behren – Intel 117

Barbara Craig -- HP

| 120                      | Introduction  |  |  |
|--------------------------|---|--|--|
| 121<br>122<br>123        | This specification describes a management profile including the CIM model and associated behavior for computer system memory. Specifically, it addresses uni- and multi-processor systems with one or more individually managed memory extents.   |  |  |
| 124<br>125<br>126<br>127 | The information in this specification should be sufficient for a provider or consumer of this data to unambiguously identify the classes, properties, methods, and values that shall be instantiated to subscribe, advertise, produce, or consume an indication using the DMTF Common Information Model (CIM) Schema. |  |  |
| 128<br>129               | The target audience for this specification is implementers who are writing CIM-based providers or consumers of management interfaces that represent the components described in this document.  |  |  |

#### 1 Scope 131 132 The Multi-type System Memory Profile extends the management capabilities of referencing profiles by 133 adding the ability to detect and monitor individual memory extents in a computer system. Logical memory 134 extents are modeled in the context of related profiles including those that: 1) model the memory's physical aspects: 2) identify the hosting system: 3) allow for configuration: and 4) define registration information. 135 This profile would generally be used instead of the System Memory Profile (DSP1026) rather than in 136 137 conjunction with it. **Normative References** 2 138 139 The following referenced documents are indispensable for the application of this document. For dated 140 references, only the edition cited applies. For undated references, the latest edition of the referenced 141 document (including any amendments) applies. **Approved References** 142 2.1 143 DMTF DSP0004, CIM Infrastructure Specification 2.7, http://www.dmtf.org/standards/published documents/DSP0004 2.7.pdf 144 145 DMTF DSP0215, Server Management Managed Element Addressing Specification 1.0, http://www.dmtf.org/standards/published\_documents/DSP0215\_1.0.pdf 146 DMTF DSP0223, Generic Operations 1.0, 147 http://www.dmtf.org/standards/published\_documents/DSP0223\_1.0.pdf 148 149 DMTF DSP0228, Message Registry XML Schema 1.0, http://www.dmtf.org/standards/published documents/DSP0228 1.0.pdf 150 DMTF DSP1001. Management Profile Specification Usage Guide 1.1. 151 http://www.dmtf.org/standards/published\_documents/DSP1001\_1.1.pdf 152 153 DMTF DSP1033, Profile Registration Profile 1.1, 154 http://dmtf.org/sites/default/files/standards/documents/DSP1033 1.1.0.pdf DMTF DSP1011, Physical Asset Profile 155 http://dmtf.org/sites/default/files/standards/documents/DSP1011 1.0.2.pdf 156 157 DMTF DSP1022, CPU Profile 158 http://dmtf.org/sites/default/files/standards/documents/DSP1022 1.0.1.pdf 159 DMTF DSP8016, WBEM Operations Message Registry 1.0, http://schemas.dmtf.org/wbem/messageregistry/1/dsp8016 1.0.xml 160 161 DMTF DSP8020, Message Registry XML Schema Specification 1.0, 162 http://www.dmtf.org/standards/published documents/DSP8020 1.0.xsd 163 IETF RFC5234, ABNF: Augmented BNF for Syntax Specifications, January 2008, 164 http://tools.ietf.org/html/rfc5234 165 ISO/IEC Directives. Part 2. Rules for the structure and drafting of International Standards.

http://isotc.iso.org/livelink/livelink.exe?func=ll&objld=4230456&objAction=browse&sort=subtype

- 167 The Open Group, "Regular Expressions" in The Single UNIX ® Specification, Version 2,
- http://www.opengroup.org/onlinepubs/7908799/xbd/re.html

### 169 3 Terms and Definitions

- 170 **3.1**
- 171 can
- 172 used for statements of possibility and capability, whether material, physical, or causal
- 173 **3.2**
- 174 cannot
- 175 used for statements of possibility and capability, whether material, physical, or causal
- 176 **3.3**
- 177 conditional
- used to indicate requirements strictly to be followed, in order to conform to the document when the
- 179 specified conditions are met
- 180 **3.4**
- 181 mandatory
- used to indicate requirements strictly to be followed, in order to conform to the document and from which
- 183 no deviation is permitted
- 184 **3.5**
- 185 **may**
- 186 used to indicate a course of action permissible within the limits of the document
- 187 **3.6**
- 188 memory extent
- 189 used generically to indicate a range of memory addresses that can participate in management operations
- 190 **3.7**
- 191 memory module
- 192 non-technology specific term for a circuit board hosting memory integrated circuits
- 193 **3.8**
- 194 need not
- 195 used to indicate a course of action permissible within the limits of the document
- 196 **3.9**
- 197 optional
- used to indicate a course of action permissible within the limits of the document
- 199 **3.10**
- 200 persistent memory
- 201 byte addressable memory which retains its contents across system power cycles
- 202 3.11
- 203 referencing profile
- 204 indicates a profile that owns the definition of a class used, but not defined, in this document and can be
- 205 included in the "Referenced Profiles" table

| 206<br>207<br>208<br>209                                  | 3.12 shall used to indicate requirements strictly to be followed, in order to conform to the document and from which no deviation is permitted   |
|---|--|
| 210<br>211<br>212<br>213                                  | <ul><li>3.13</li><li>shall not</li><li>used to indicate requirements strictly to be followed, in order to conform to the document and from which no deviation is permitted</li></ul>   |
| 214<br>215<br>216<br>217                                  | <ul><li>3.14</li><li>should</li><li>used to indicate that among several possibilities, one is recommended as particularly suitable, without mentioning or excluding others, or that a certain course of action is preferred but not necessarily required</li></ul> |
| 218<br>219<br>220   | <ul><li>3.15</li><li>should not</li><li>used to indicate that a certain possibility or course of action is deprecated but not prohibited</li></ul>   |
| 221<br>222<br>223   | 3.16 unspecified indicates that this profile does not define any constraints for the referenced CIM element or operation   |
| 224   | 4 Symbols and Abbreviated Terms  |
| 225<br>226<br>227   | 4.1 NUMA Non-Uniform Memory Access   |
| 228<br>229<br>230<br>231                                  | 4.2 NVM Non-Volatile Memory  |
| 232<br>233<br>234   | 4.3 PM Persistent Memory   |
| 235   | Persistent Memory  |
| <ul><li>236</li><li>237</li><li>238</li><li>239</li></ul> | QoS Quality of Service   |
| 240<br>241  | 4.5<br>UMA   |
| 242   | Uniform Memory Access  |
| 243   | 5 Synopsis   |
| 244   | Profile Name: Multi-type System Memory   |
| 245   | Version: 1.0.0a  |
| 246   | Organization: DMTF   |

CIM Schema Version: 2.41

- 248 Central Class: CIM\_VisibleMemory
- 249 Scoping Class: CIM\_ComputerSystem
- 250 The Multi-type Memory Profile extends the management capabilities of the referencing profiles by adding
- 251 the capability to represent and manage multiple types of memory within a managed system. The profile
- supports systems with one or more memory regions where each region can be individually managed.
- Table 1 identifies profiles on which this profile has a dependency.
- 254 CIM VisibleMemory shall be the Central Class of this profile.
- 255 CIM\_ComputerSystem shall be the Scoping Class of this profile. The instance of CIM\_ComputerSystem
- with which the Central Instance is associated through an instance of CIM\_SystemDevice shall be the
- 257 Scoping Instance of this profile.

259

264

265

266

267268

269

Table 1 - Related Profiles

| Profile Name                 | Organization | Version | Relationship |
|------------------------------|--------------|---------|--------------|
| Physical Asset               | DMTF         | 1.0.2   | Mandatory    |
| Profile Registration         | DMTF         | 1.1.0   | Mandatory    |
| CPU                          | DMTF         | 1.0.1   | Conditional  |
| Memory Configuration Profile | SNIA         | 1.0.0a  | Conditional  |

## 6 Description

- The Multi-type System Memory Profile describes the elements which allow multiple types of memory to be represented and managed.
- This profile can be used to manage the following capabilities of memory regions in a system with multiple types of memory.
  - A memory region can have specific quality of service (QoS) characteristics, such a persistence, redundancy, block access.
  - A memory region can be configured from a pool of raw memory.
  - The characteristics of a memory region can be configured.
  - A memory region can be visible to, or have affinity with, specific processors and memory controllers.
- A memory region can be visible to one or more processors (shared).




Figure 6-1 - Multi-type System Memory: Class Diagram

Each memory region visible to the computer system is modeled by an instance of CIM\_VisibleMemory.

Each physical memory region is associated with its logical counterpart, a raw memory region. Raw memory is not visible to the computer system. Raw memory is modeled by an instance of CIM\_RawMemory and its relationship to the visible memory region is modeled by the CIM\_BasedOn association.

A memory controller configures raw memory to create the visible memory regions. Memory controllers are represented by instances of CIM\_MemoryController and their relationship to the raw memory region is modeled by the CIM AssociatedMemory association.

In multi-processor systems, memory extents can have an affinity to a specific processor and memory controller. An affinity relationship between memory and a processor/controller can indicate exclusive or preferential access to the memory by that processor. The Multi-type System Memory Profile models a relationship between raw memory extents and their controller and processor such that a management application can determine memory affinity and the physical memory topology.

The SNIA Memory Configuration Profile may be used to model memory regions. That profile includes the CIM\_MemoryResources and CIM\_MemoryAllocationSetting elements.

The CIM\_ElementSettingData and CIM\_ElementAllocatedFromPool associations are used to model the relationship between the elements of these two profiles.

## 292 7 Implementation

- 293 This clause details the requirements related to the arrangement of instances and their most important
- properties. Class methods are discussed in clause 8; a comprehensive treatment of properties is left to
- 295 clause 10.

### 296 7.1 Representing Raw Memory

- An instance of CIM RawMemory shall represent a memory region which is realized by physical memory,
- 298 but not visible to the computer system. Instances of CIM RawMemory shall be associated with an
- instance of CIM\_PhysicalMemory with an instance of CIM\_Realizes.
- 300 There shall be at least one instance of CIM RawMemory.
- The size given for a CIM\_RawMemory instance shall be equal to that given by the SMBIOS Memory
- 302 Device (type 17) structure for the same memory device.

### 303 7.2 Representing Visible Memory

- 304 An instance of CIM VisibleMemory shall represent a memory region which is visible to the computer
- 305 system. Instances of CIM VisibleMemory shall be associated with the instance of CIM ComputerSystem.
- with an instance of CIM\_SystemDevice.
- 307 There shall be at least one instance of CIM VisibleMemory. Additional instances of CIM VisibleMemory
- may exist when the system contains more than one memory region with distinct memory characteristics.
- For example, one instance may exist for volatile memory and one for non-volatile memory.
- 310 The relationship between the visible memory and the raw memory can be modeled. Each instance of
- 311 CIM\_VisibleMemory shall be associated with one or more instances of CIM\_RawMemory, using the
- 312 CIM BasedOn association.

### 313 7.2.1 CIM\_VisibleMemory.HealthState

- The CIM VisibleMemory. HealthState property may have the values 0 (Unknown), 1 (OK) or 2
- 315 (Degraded).

### 316 7.2.2 CIM VisibleMemory.EnabledState

- 317 The CIM VisibleMemory.EnabledState property shall have a value of 2 (Enabled) when the visible
- 318 memory that it represents is visible to the computer system to which it's scoped.
- 319 The CIM VisibleMemory. EnabledState property shall have a value of 3 (Disabled) when the visible
- 320 memory, that it represents, is not visible to the computer system to which it's scoped.

#### 321 7.2.3 Representing Memory Size

- The value of the CIM\_VisibleMemory.BlockSize and the CIM\_VisibleMemory.NumberOfBlocks properties
- 323 shall represent the capacity of the memory region visible to the computer system.
- 324 The capacity, so represented, shall be the visible (or usable) capacity of the underlying memory extent.
- 325 For example, memory controllers may support a mirroring feature which has the effect of cutting in half
- 326 the capacity that is usable by the system. The NumberOfBlocks and BlockSize values shall always take
- 327 into account (i.e. do not include) space utilized for replication, metadata or the like.

### 328 7.2.4 CIM\_VisibleMemory.AccessGranularity

- The CIM VisibleMemory.AccessGranularity property shall have a value of 1 (Block Addressable) when
- the modeled memory region is accessed as a block device. When the memory region is accessed using

- 331 load and store memory operations the value of CIM\_VisibleMemory.AccessGranularity shall be 2 (Byte
- 332 Addressable). Vendor unique access mechanisms may be represented by values in the vendor reserved
- 333 range of 32768..65535.

342

The default value for CIM\_VisibleMemory.AccessGranularity shall be 0 (Unknown).

#### 7.2.5 CIM\_VisibleMemory.Replication

- 336 The CIM VisibleMemory.Replication property shall indicate whether the contents of the memory region
- are replicated. The default value for this property shall be 1 (Not Replicated). If the contents are
- replicated using resources on the local server the value used shall be 2 (Local Replication). If the
- replicated region exists on a different server (e.g. using RDMA or the like) the value shall be 3 (Remote
- Replication). Vendor specific replication mechanisms may be represented by values in the vendor
- 341 reserved range of 32768..65535.

### 7.3 Representing Topology

- 343 Multi-processor systems are common. Often such systems use a Non-Uniform Memory Access (NUMA)
- configuration in which memory has an "affinity" to a specific processor. In such a system, memory can be
- accessed optimally by a processor to which it has an affinity; it is more costly (often drastically so) to
- access from other processors.
- In addition to optimal and non-optimal access paths, the topology of memory devices within a system can
- 348 limit the system's configuration options. For example a given memory controller may support mirroring
- between memory address ranges of memory modules under its control. In this case it would be important
- 350 to understand which memory modules are associated with specific memory controllers. A second
- example of the importance of topology involves memory interleaving. Memory controllers can enhance
- overall memory performance by interleaving capacity from multiple memory modules. In a NUMA system
- 353 it could be advantageous to restrict interleaving to those memory modules with affinity to a specific
- processor. In this case it would be important to understand the affinity of memory modules for a given
- 355 processor.

359

- In a uniprocessor system all memory is accessed by a single processor. Conformant implementations
- include topology information in this degenerate case to minimize special cases for clients attempting to
- 358 discover memory topology.

### 7.3.1 CIM\_MemoryController

- There shall be at least one instance of CIM\_MemoryContoller.
- An instance of CIM MemoryController shall be associated to an instance of CIM RawMemory, which
- represents raw memory that the memory controller can make available to the computer system, with an
- instance of CIM\_AssociatedMemory.

### 364 7.3.2 CIM\_Processor

- There shall be at least one instance of CIM\_Processor, which represents a processor with access to
- managed memory regions. CIM Processor instances utilized in this way may be those created by an
- 367 implementation of the CPU Profile. This is the preferred model. Optionally, CIM Processor instances
- may be created specifically for the Multi-type System Memory Profile.
- 369 The instance of CIM Processor shall be associated to the instance of CIM ComputerSystem, to which
- the memory is visible, with an instance of CIM\_SystemDevice.

### 7.3.3 Representing Non-Uniform Memory Access Configurations

- The instances of CIM Processor shall be associated to one or more instances of CIM MemoryController
- with an instance of CIM ConcreteDependency.
- 374 The instances of CIM MemoryController shall be associated to one or more instances of
- 375 CIM RawMemory with an instance of CIM AssociatedMemory.

- This path from processor to memory controller to raw memory extent describes the NUMA affinity of a given memory extent to a given processor.
- 378 Additionally, the CIM\_VisibleMemory.ProcessorAffinity property may optionally be used to indicate a
- preferential relationship between a memory region and a processor. A NUMA relationship is an example
- 380 of such a preferential relationship. When a NUMA relationship exists between a memory region as
- 381 modeled by a CIM\_VisibleMemory instance and a processor given by CIM\_Processor the
- 382 CIM\_VisibleMemory.ProcessorAffinity property is conditionally set to the DeviceID of the processor
- instance. When no affinity exists or this property is not used it shall be set to an empty string.
- When a memory controller has an exclusive or preferential access relationship with a processor this
- relationship may be represented by setting the CIM MemoryController. Processor Affinity property to the
- 386 DeviceID of the CIM Processor instance. When no such relationship exists or the property is not used
- 387 the CIM\_MemoryController.ProcessorAffinity property shall be set to an empty string.

## 7.4 Representing Memory Configuration

- The Multi-type System Memory Profile models the static configuration of memory within a system. For
- 390 systems that support a configuration process which results in CIM VisibleMemory instances this profile
- 391 references the SNIA Memory Configuration Profile, specifically the MemoryAllocationSettings and
- 392 MemoryResources classes and the associations which link them to the Multi-type System Memory
- 393 Profile. See Annex B for more information.

## 8 Methods

388

394

397

398

400

401

This clause details the requirements for supporting intrinsic operations for the CIM elements defined by this profile. No extrinsic methods are defined by this profile.

### 8.1 CIM VisibleMemory

Conformant implementations of this profile shall support the operations listed in Table 2 for

399 CIM\_VisibleMemory. Each operation shall be supported as defined in <u>DSP0200</u>.

#### Table 2 - Operations: CIM\_VisibleMemory

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| Associators            | Mandatory   | None     |
| AssociatorNames        | Mandatory   | None     |
| References             | Mandatory   | None     |
| ReferenceNames         | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

### 8.2 CIM RawMemory

Conformant implementations of this profile shall support the operations listed in Table 3 for the CIM RawMemory class. Each operation shall be supported as defined in <u>DSP0200</u>.

407

409

412

413

Table 3 - Operations: CIM\_RawMemory

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| Associators            | Mandatory   | None     |
| AssociatorNames        | Mandatory   | None     |
| References             | Mandatory   | None     |
| ReferenceNames         | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

## 405 8.3 CIM\_MemoryController

Conformant implementations of this profile shall support the operations listed in Table 4 for the CIM\_MemoryController class. Each operation shall be supported as defined in <u>DSP0200</u>.

408 Table 4 – Operations: CIM\_MemoryController

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| Associators            | Mandatory   | None     |
| AssociatorNames        | Mandatory   | None     |
| References             | Mandatory   | None     |
| ReferenceNames         | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

## 8.4 CIM\_Processor

Conformant implementations of this profile shall support the operations listed in Table 5 for the CIM\_memoryController class. Each operation shall be supported as defined in <u>DSP0200</u>.

## Table 5 – Operations: CIM\_Processor

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| Associators            | Mandatory   | None     |
| AssociatorNames        | Mandatory   | None     |
| References             | Mandatory   | None     |
| ReferenceNames         | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

## 8.5 CIM\_ConcreteDependency

Conformant implementations of this profile shall support the operations listed in Table 6 for the CIM ConcreteDependency class. Each operation shall be supported as defined in <u>DSP0200</u>.

Table 6 - Operations: CIM\_ConcreteDependency

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

## 417 8.6 CIM\_AssociatedMemory

Conformant implementations of this profile shall support the operations listed in Table 7 for the CIM AssociatedMemory class. Each operation shall be supported as defined in DSP0200.

#### 420

Table 7 - Operations: CIM\_AssociatedMemory

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

## 421 8.7 CIM\_BasedOn

Conformant implementations of this profile shall support the operations listed in Table 8 for the CIM BasedOn class. Each operation shall be supported as defined in DSP0200.

#### 424

429

Table 8 - Operations: CIM BasedOn

| Operation              | Requirement | Messages |
|------------------------|-------------|----------|
| GetInstance            | Mandatory   | None     |
| EnumerateInstances     | Mandatory   | None     |
| EnumerateInstanceNames | Mandatory   | None     |

## 425 9 Use Cases


This clause contains object diagrams and use cases for the *Multi-type System Memory Profile*.

## 427 9.1 Advertising Profile Conformance

428 Figure 9-1 shows how an instance of CIM\_RegisteredProfile is used to indicate the presence of a

conforming implementation of the Multi-type System Memory Profile and to identify instances of its central

430 class CIM VisibleMemory.



432 Figure 9-1 – Registered Profile

## 9.2 Single Visible Memory Extent

433

434

435

436

437

438

439

440

441

Figure 9-2 shows the simplest possible configuration with a single memory module (dimm1) contributing its full capacity to a single memory extent (memory1).




Figure 9-2 Single Visible Memory Extent

### 9.3 Two Visible Memory Extents

Figure 9-3 models a system configuration in which memory modules and the memory controller support configuring memory address ranges with unique quality of service characteristics. In this example a single memory module has been configured so as to expose two CIM\_VisibleMemory extents to the

 system. The figure shows 1 extent as volatile and the other persistent; the quality of service between the two extents is sufficiently different that one would likely manage and use the extents separately.

Exposing the relationship between CIM\_RawMemory and CIM\_VisibleMemory extents allows clients to understand reliability and serviceability characteristics of each extent. Clients utilize the CIM\_BasedOn association to determine the memory module(s) which host any given CIM\_VisibleMemory instance. The position of any given memory module within the system is determined by following the CIM\_AssociatedMemory association to the CIM\_MemoryController instance.




Figure 9-3 – Distinct Visible Memory Extents Object Diagram

### 9.4 Uniform Memory Access Extents

Figure 9-4 shows a system with a 2 processor UMA architecture. The ProcessorAffinity attribute of the CIM\_VisibleMemory instance is set to an empty string indicating no specific affinity. The CIM\_RawMemory instance is associated to a CIM\_MemoryController which services memory accesses from both CIM\_Processor instances. The CIM\_MemoryController.ProcessorAffinity attribute is also set to the empty string indicating no affinity to a specific processor.




Figure 9-4 -- UMA Configuration

## 9.5 Non-uniform Memory Access (NUMA) Extents

Figure 9-5 shows the model for a multi-processor system with memory extents organized to support NUMA. The CIM\_VisibleMemory.ProcessorAffinity property is set to indicate affinity consistent with the results that can be achieved via association traversal (i.e. set to the DeviceID of the affiliated processor). The CIM\_MemoryController.ProcessorAffinity is likewise set to the DeviceID of the processor it supports.

In a single processor system (essentially the left or right half of diagram 9-5 in isolation) processor affinity is set to the identity of the only processor.




Figure 9-5 - NUMA Configuration Object Diagram

## 9.6 Determine Persistent Memory Capacity

Determining the capacity of memory with a given QoS is determined by enumerating the CIM\_VisibleMemory instances with that QoS and examining the NumberOfBlocks and BlockSize attributes. In figure 9-3 above there are two equally sized instances, one offers volatile memory, the other persistent. Enumerating VisibleMemory instances and summing capacity for those with the Volatile property set to FALSE would give the total memory capacity offering a persistent QoS. Similarly summing the capacity of VisibleMemory instances whose Volatile property is set to TRUE would give the total memory capacity offering a volatile QoS.

### 9.7 Determine Total Installed Memory Capacity

Total installed memory (in bytes) is calculated by enumerating RawMemory instances and summing the product of NumberOfBlocks and BlockSize.

### 9.8 Determine Capacity by Processor Affinity

Capacity available to a given processor is determined by following the CIM\_ConcreteDependency association to find CIM\_MemoryController instances and then following the AssociatedMemory association to CIM\_RawMemory instances. Summing the NumberOfBlocks property for the CIM\_RawMemory instances, so located, determines the total capacity with an affinity to the selected processor. In figure 9-5, the total capacity with an affinity to the processor in socket 2 is determined by summing the capacity of dimm3 and dimm4.

### 9.9 Determine Processor Affinity for Visible Memory

Determining whether a given CIM\_VisibleMemory instance (assuming the system has a NUMA architecture as given in figure 9-5) has NUMA performance characteristics is determined by following the CIM\_BasedOn association to the CIM\_RawMemory instances. From there, the CIM\_AssociatedMemory association is used to verify that each instance of CIM\_RawMemory is controlled by a single processor.

Alternatively, the ProcessorAffinity property maybe sufficient to determine affinity for implementations that utilize it.

### 10 CIM Elements

Table 9 shows the instances of CIM Elements for this profile. Instances of the following CIM Elements shall be implemented as described in Table 9. Clauses 7 ("Implementation") and 8 ("Methods") may impose additional requirements on these elements.

Table 9 CIM Elements - Multi-type System Memory Profile

| Element Name           | Requirement | Description                      |
|------------------------|-------------|----------------------------------|
| CIM_RegisteredProfile  | Mandatory   | See subclause 10.1               |
| CIM_VisibleMemory      | Mandatory   | See subclause 10.2, 7.2          |
| CIM_RawMemory          | Mandatory   | See subclause 10.3, 7.1          |
| CIM_MemoryController   | Mandatory   | See subclause 10.4, <u>7.3.1</u> |
| CIM_Processor          | Mandatory   | See subclause 10.5, <u>7.3.2</u> |
| CIM_ConcreteDependency | Mandatory   | See subclause <u>10.6.</u>       |
| CIM_SystemDevice       | Mandatory   | See subclause 10.7               |
| CIM_AssociatedMemory   | Mandatory   | See subclause 10.8               |
| CIM_BasedOn            | Mandatory   | See subclause 10.9               |

## 10.1 CIM\_RegisteredProfile

CIM\_RegisteredProfile identifies the *Multi-type System Memory Profile* in order for a client to determine whether an instance of CIM\_VisibleMemory is conformant with this profile. The CIM\_RegisteredProfile class is defined by the *Profile Registration Profile*. With the exception of the mandatory values specified for the properties below, the behavior of the CIM\_RegisteredProfile instance is per the *Profile Registration Profile*. Table 10 contains the requirements for elements of this class.

Table 10 - Class: CIM\_RegisteredProfile

| Elements               | Requirement | Notes   |
|------------------------|-------------|---|
| RegisteredName         | Mandatory   | This property shall have a value of "Multi-type System Memory". |
| RegisteredVersion      | Mandatory   | This property shall have a value of "1.0.0".                    |
| RegisteredOrganization | Mandatory   | This property shall have a value of 2 (DMTF).                   |

### 10.2 CIM VisibleMemory

The CIM\_VisibleMemory class represents memory configured with a given set of QoS attributes. Conformant implementations support attributes as given below.

509

506

507

508

Table 11 - Class: CIM\_VisibleMemory

| Elements                | Requirement | Notes   |
|-------------------------|-------------|---|
| CreationClassName       | Mandatory   | Key   |
| DeviceID                | Mandatory   | Key   |
| SystemCreationClassName | Mandatory   | Key   |
| SystemName              | Mandatory   | Key   |
| Primordial              | Mandatory   | False   |
| BlockSize               | Mandatory   | Number of bytes per block. See subclause 7.2.3                        |
| NumberOfBlocks          | Mandatory   | Block count; multiply by BlockSize to get bytes. See subclause 7.2.3. |
| OperationalStatus       | Mandatory   | None  |
| HealthState             | Mandatory   | See subclause <u>7.2.1</u>  |
| EnabledState            | Mandatory   | See subclause <u>7.2.2</u>  |
| Volatile                | Optional    | None  |
| AccessGranularity       | Optional    | Access type. See subclause 7.2.4                                      |
| ProcessorAffinity       | Optional    | Affiliated processor. See subclause 7.3.3                             |
| Replication             | Optional    | Data replication. See subclause <u>7.2.5</u>                          |

## 510 10.3 CIM\_RawMemory

The CIM\_RawMemory class represents of the capacity of a given physical memory module. Conformant implementations support attributes as given below.

513

511

512

Table 12 - Class: CIM\_RawMemory

| Elements                | Requirement | Notes  |
|-------------------------|-------------|--|
| CreationClassName       | Mandatory   | Key  |
| DeviceID                | Mandatory   | Key  |
| SystemCreationClassName | Mandatory   | Key  |
| SystemName              | Mandatory   | Key  |
| Primordial              | Mandatory   | True   |
| BlockSize               | Mandatory   | Number of bytes per block                        |
| NumberOfBlocks          | Mandatory   | Block count; multiply by BlockSize to get bytes. |
| OperationalStatus       | Mandatory   | None   |
| HealthState             | Mandatory   | None   |

## 514 10.4 CIM\_MemoryController

The CIM MemoryController class represents the controller for one or more raw memory regions.

Memory controller modeling is included in this profile to provide an understanding of the system memory

517 topology. Conformant implementations support attributes as given below.

Table 13 - Class: CIM\_MemoryController

| Elements                | Requirement | Notes                                   |
|-------------------------|-------------|---|
| CreationClassName       | Mandatory   | Key                                     |
| DeviceID                | Mandatory   | Key                                     |
| SystemCreationClassName | Mandatory   | Key                                     |
| SystemName              | Mandatory   | Key                                     |
| ProtocolSupported       | Optional    | Identify controller protocol, e.g. DDR3 |
| ProcessorAffinity       | Optional    | Processor affinity. See subclause 7.3.3 |

## 10.5 CIM\_Processor

The CIM\_Processor class models a processor with access to a visible memory region. This usage of CIM\_Processor includes only those properties useful in identifying a processor instance. When implementing both Multi-type System Memory and the CPU Profiles, Multi-type System Memory profile can refer to instances created in accordance with the CPU Profile. When only the Multi-type System Memory profile is implemented the more limited version given below is used. This class is mandatory to remove any ambiguity as to the NUMA/UMA nature of the memory architecture. Conformant implementations support attributes as given below.

Table 14 - Class: CIM\_Processor

| Elements                | Requirement | Notes  |
|-------------------------|-------------|--|
| CreationClassName       | Mandatory   | Key  |
| DeviceID                | Mandatory   | Key  |
| SystemCreationClassName | Mandatory   | Key  |
| SystemName              | Mandatory   | Key  |
| Family                  | Optional    | This property supported if it can be used to determine processor support for specific memory management features.  |
| OtherFamilyDescription  | Conditional | Used if Family value is "1".   |
| Stepping                | Optional    | This property supported if it can be used to determine processor support for specific memory management features.  |
| OtherIdentifyingInfo    | Optional    | This property supported if it can be used to determine processor support for specific memory management features. Recommended values: Processor Type, Processor Model, and Processor Manufacturer. |
| IdentifyingDescriptions | Conditional | If OtherIdentifyingInfo is used.   |

### 10.6 CIM ConcreteDependency

The CIM\_ConcreteDependency association is used to relate an instance of CIM\_MemoryController to a CIM\_Processor instance. Table 15 contains the requirements for elements of this class.

532

533

536

537

538

539

540

Table 15 - Class: CIM\_ConcreteDependency

| Elements   | Requirement | Notes   |
|------------|-------------|---|
| Antecedent | Mandatory   | This property shall be a reference to an instance of the CIM_Processor class.  Cardinality is "1*".                               |
| Dependency | Mandatory   | This property shall be a reference to an instance of a concrete subclass of the CIM_MemoryController class.  Cardinality is "1*". |

## 10.7 CIM\_SystemDevice

## 10.7.1 Relating CIM\_Processor to CIM\_ComputerSystem

534 CIM\_SystemDevice association is used to relate an instance of CIM\_Processor with an instance of CIM ComputerSystem. Table 16 contains the requirements for elements of this class.

### Table 16 - Class: CIM\_SystemDevice -use 1

| Elements       | Requirement | Notes   |
|----------------|-------------|---|
| GroupComponent | Mandatory   | This property shall be a reference to an instance of CIM_ComputerSystem.  Cardinality is "1". |
| PartComponent  | Mandatory   | This property shall be a reference to an instance of  |
|                |             | CIM_Processor.  Cardinality is "1*".  |

## 10.7.2 Relating CIM\_VisibleMemory to CIM\_ComputerSystem

CIM\_SystemDevice association is used to relate an instance of CIM\_VisibleMemory with an instance of CIM\_ComputerSystem. Table 16 contains the requirements for elements of this class.

### Table 17 - Class: CIM\_SystemDevice -use 2

| Elements       | Requirement | Notes   |
|----------------|-------------|---|
| GroupComponent | Mandatory   | This property shall be a reference to an instance of CIM_ComputerSystem.  Cardinality is "1". |
| PartComponent  | Mandatory   | This property shall be a reference to an instance of CIM_VisibleMemory.  Cardinality is "1*". |

## 10.8 CIM\_AssociatedMemory

541

542 543

544

545

546

547

548

549

The CIM\_AssociatedMemory association is used to relate the CIM\_MemoryController instance to the CIM\_RawMemory instance to which it applies. Table 18 contains the requirements for elements of this class.

Table 18 - Class: CIM\_AssociatedMemory

| Elements   | Requirement | Notes  |
|------------|-------------|--|
| Antecedent | Mandatory   | This property shall be a reference to an instance of the CIM_RawMemory class.  Cardinality is "1*".        |
| Dependent  | Mandatory   | This property shall be a reference to an instance of the CIM_MemoryController class.  Cardinality is "1*". |

## 10.9 CIM\_BasedOn

The CIM\_BasedOn association is used to relate the CIM\_VisibleMemory to the CIM\_RawMemory on which it is hosted. Table 19 contains the requirements for elements of this class.

Table 19 - Class: CIM\_BasedOn

| Elements   | Requirement | Notes   |
|------------|-------------|---|
| Antecedent | Mandatory   | This property shall be a reference to an instance of the CIM_RawMemory class. |
|            |             | Cardinality is "1".   |
| Dependent  | Mandatory   | This property shall be a reference to an instance of the CIM_VisibleMemory.   |
|            |             | Cardinality is "1".   |

| 550 | ANNEX A       |
|-----|---------------|
| 551 | (informative) |
| 552 |               |

# **Change Log**


| Version | Date      | Description    |
|---------|-----------|----------------|
| 1.0.0a  | 9/29/2014 | Draft Standard |
|         |           |                |
|         |           |                |
|         |           |                |
|         |           |                |

554 ANNEX B

## **SNIA Memory Configuration Profile**

This profile, the Multi-type System Memory Profile is being pursued with the DMTF while a closely related profile tentatively named the *Memory Configuration Profile* is being pursued with SNIA. Since memory management has been the purview of the DMTF it was felt that the static view defined by the Multi-type System Memory Profile was best pursued with the DMTF as a follow-on to the existing System Memory Profile. The management of memory configuration is being pursued with SNIA for similar reasons, its similarity to existing SNIA profiles and the blurring of the typical roles played by memory and storage. Indeed, the primary motivation for updating memory management profiles at this time is the recent introduction of non-volatile memory technologies that use typical memory form factors (e.g. DIMM) and typical memory interconnects (e.g. DDR3) but have features/characteristics usually associated with storage.

The SNIA Memory Configuration Profile is conceived as building upon the Multi-type System Memory Profile. As such its detailed definition is trailing the definition provided in this document. That said, some high-level definition has occurred and may be useful in putting the Multi-type System Memory Profile in context. Figure B-1 below identifies key classes in the Memory Configuration Profile focusing on those that associate with Multi-type System Memory Profile classes.



**Figure B-1 Memory Configuration Profile** 

- ComputerSystem –from the referencing profile
- **VisibleMemory** –the central class of the Multi-type System Memory Profile. A system visible memory resource.
- **RawMemory** –referenced from the Multi-type System Memory Profile, a primordial memory extent associated with a specific memory module.
- **MemoryAllocationSettings** –the settings provided during the provisioning process that resulted in a given VisibleMemory instance. Also used as input to the provisioning extrinsic method.
- MemoryAllocationService –provides extrinsic methods for memory configuration. These
  methods result in the allocation or return of resources to the MemoryResources pool and the
  creation or destruction of VisibleMemory instances.

- **MemoryConfigurationCapabilities** –describes the supported extrinsic method support available from the MemoryAllocationService.
  - MemoryCapabilities –describes the configurable features of the resources aggregated under the MemoryResources pool.